MULTIPROCESSOR SYSTEMS WITH HIERARCHICAL CLASTERED MULTIBUS ARCHITECTURE

被引：0
|
作者：
EFIMENKO, OA
FATKHY, VA
机构：
来源：
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1992年 / 03期
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：56 / 63
页数：8
相关论文
共 50 条
  • [1] HIERARCHICAL MULTIPROCESSOR ARCHITECTURE
    MORRIS, D
    THEAKER, CJ
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (04): : 161 - 167
  • [2] Hierarchical simulation of a multiprocessor architecture
    Pirvu, M
    Bhuyan, L
    Mahapatra, R
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 585 - 588
  • [3] A MARKOV MODEL FOR MULTIBUS MULTIPROCESSOR SYSTEMS UNDER ASYNCHRONOUS OPERATION
    NASSAR, H
    INFORMATION PROCESSING LETTERS, 1995, 54 (01) : 11 - 16
  • [4] Markov model for multibus multiprocessor systems under asynchronous operation
    Information Processing Letters, 1995, 54 (01):
  • [5] A TIGHTLY COUPLED AND HIERARCHICAL MULTIPROCESSOR ARCHITECTURE
    HANDLER, W
    BODE, A
    FRITSCH, G
    HENNING, W
    VOLKERT, J
    COMPUTER PHYSICS COMMUNICATIONS, 1985, 37 (1-3) : 87 - 93
  • [6] TIGHTLY COUPLED AND HIERARCHICAL MULTIPROCESSOR ARCHITECTURE.
    Haendler, W.
    Bode, A.
    Fritsch, G.
    Henning, W.
    Volkert, J.
    1600, (37): : 1 - 3
  • [7] Simulation of hierarchical multiprocessor database systems
    Kostenetskii, P. S.
    Sokolinsky, L. B.
    PROGRAMMING AND COMPUTER SOFTWARE, 2013, 39 (01) : 10 - 24
  • [8] Simulation of hierarchical multiprocessor database systems
    P. S. Kostenetskii
    L. B. Sokolinsky
    Programming and Computer Software, 2013, 39 : 10 - 24
  • [9] PC/AT architecture and Multibus II
    1600, (63):
  • [10] MULTIBUS-II - AN ARCHITECTURE FOR 32-BIT SYSTEMS
    DEASTON, J
    ELECTRONIC ENGINEERING, 1984, 56 (687): : 47 - 51
12345