TECHNOLOGY FOR DESIGN OF LOW-POWER CIRCUITS

被引：8
|
作者：
BITTMANN, CA
WILSON, GH
WHITTIER, RJ
WAITS, RK
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1970年 / SC 5卷 / 01期
关键词：
D O I：
10.1109/JSSC.1970.1050062
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：29 / +
页数：1
相关论文
共 50 条
  • [1] Low-power, low-voltage integrated circuits: Technology and design - Preface
    Boussey, J
    Cristoloveanu, S
    MICROELECTRONIC ENGINEERING, 1997, 39 (1-4) : R7 - R8
  • [2] Design and Analysis of Low-Power Adiabatic Logic Circuits by Using CNTFET Technology
    Ajay Kumar Dadoria
    Kavita Khare
    Circuits, Systems, and Signal Processing, 2019, 38 : 4338 - 4356
  • [3] Design and Analysis of Low-Power Adiabatic Logic Circuits by Using CNTFET Technology
    Dadoria, Ajay Kumar
    Khare, Kavita
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (09) : 4338 - 4356
  • [4] Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology
    Lagostina, Lorenzo
    2022 IEEE 21ST MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (IEEE MELECON 2022), 2022, : 7 - 12
  • [5] Low-power circuits and technology for wireless digital systems
    Kosonocky, S.V. (stevekos@us.ibm.com), 1600, IBM Corporation (47): : 2 - 3
  • [6] Low-power circuits and technology for wireless digital systems
    Kosonocky, SV
    Bhavnagarwala, AJ
    Chin, K
    Gristede, GD
    Haen, AM
    Hwang, W
    Ketchen, MB
    Kim, S
    Knebel, DR
    Warren, KW
    Zyuban, V
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (2-3) : 283 - 298
  • [7] High-speed and low-power ECL circuits design based on BiCMOS technology
    Wisetphanichkij, S
    Dejhan, K
    Cheevasuvit, F
    Soonyeekan, C
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
  • [8] Design of a Radiation Hardened Latch for Low-power Circuits
    Liang, Huaguo
    Wang, Zhi
    Huang, Zhengfeng
    Yan, Aibin
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 19 - 24
  • [9] Low-Power Design in Aerospace Circuits: A Case Study
    Mengibar-Pozo, Luis
    Lorenz, Michael G.
    Lopez, Celia
    Entrena, Luis
    IEEE AEROSPACE AND ELECTRONIC SYSTEMS MAGAZINE, 2013, 28 (12) : 46 - 52
  • [10] Low-Power Design Methodology for CML and ECL Circuits
    Schrape, Oliver
    Appel, Markus
    Winkler, Frank
    Krstic, Milos
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
12345