UNIVERSAL MAPS YIELD SEQUENTIAL COUNTER LOGIC

被引：0

|

作者：

MARCUS, MP

机构：

来源：

ELECTRO-TECHNOLOGY | 1968年 / 81卷 / 02期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：75 / &

相关论文

共 50 条

[1] UNIVERSAL SEQUENTIAL LOGIC ELEMENTS
ALEKSANDER, I
MAMDANI, EH
ELECTRONICS LETTERS, 1970, 6 (25) : 801 - +
[2] MAP ENTRY METHOD FOR SEQUENTIAL COUNTER LOGIC
BERARU, J
ELECTRO-TECHNOLOGY, 1968, 82 (06): : 51 - &
[3] DELAYED UNIVERSAL LOGIC MODULES AND SEQUENTIAL MACHINE SYNTHESIS
LEVAN, T
VANHOUTTE, N
IEEE TRANSACTIONS ON COMPUTERS, 1975, 24 (08) : 853 - 855
[4] SEQUENTIAL MACHINE IMPLEMENTATIONS USING UNIVERSAL LOGIC MODULES
ALMAINI, AEA
IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (10) : 951 - 960
[5] ECONOMICAL ASSOCIATIVE STORAGE WITH UNIVERSAL SEQUENTIAL LOGIC NETWORKS
FAIRHURST, MC
ELECTRONICS LETTERS, 1976, 12 (23) : 612 - 613
[6] MINIMUM UNIVERSAL LOGIC MODULE SEQUENTIAL-CIRCUITS WITH DECODERS
VOITH, RP
IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (10) : 1032 - 1035
[7] DELAYED UNIVERSAL LOGIC MODULES AND SEQUENTIAL MACHINE SYNTHESIS - COMMENT
SURESHCHANDER
IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (02) : 191 - 191
[8] Universal Logic Modules with Function Selection by an Autonomous Sequential Machine.
Huertas, J.L.
Civit, A.
Electronica y Fisica Aplicada, 1975, 18 (02): : 73 - 77
[9] A COMPARISON OF UNIVERSAL-LOGIC-MODULE REALIZATIONS AND THEIR APPLICATION IN THE SYNTHESIS OF COMBINATORIAL AND SEQUENTIAL LOGIC-NETWORKS
CHEN, X
HURST, SL
IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (02) : 140 - 147
[10] Universal VLSI based on a redundant multiple-valued sequential logic operation
Ito, Tasuku
Kameyama, Michitaka
JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2007, 13 (4-6) : 553 - 567

← 1 2 3 4 5 →