AN EVALUATION OF MEDIUM-GRAIN DATA-FLOW CODE

被引:4
|
作者
NAJJAR, WA [1 ]
ROH, L [1 ]
BOHM, APW [1 ]
机构
[1] COLORADO STATE UNIV,DEPT COMP SCI,FT COLLINS,CO 80523
关键词
MEDIUM GRAIN DATA-FLOW; BASIC BLOCKS; DEPENDENCE SETS; PERFORMANCE EVALUATION; ARCHITECTURAL PARAMETERS;
D O I
10.1007/BF02577733
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we study several issues related to the medium grain dataflow model of execution. We present bottom-up compilation of medium grain clusters from a fine grain dataflow graph. We compare the basic block and the dependence sets algorithms that partition dataflow graphs into clusters. For an extensive set of benchmarks we assess the average number of instructions in a cluster and the reduction in matching operations compared with fine grain dataflow execution. We study the performance of medium grain dataflow when several architectural parameters, such as the number of processors, matching cost, and network latency, are varied. The results indicate that medium grain execution offers a good speedup over the fine grain model, that it is scalable, and tolerates network latency and high matching costs well. Medium grain execution can benefit from a higher output bandwidth of a processor and finally, a simple superscalar processor with an issue rate of two is sufficient to exploit the internal parallelism of a cluster.
引用
收藏
页码:209 / 242
页数:34
相关论文
共 50 条
  • [3] A Medium-Grain Reconfigurable Processor Organization
    Van Dyken, Jason
    Delgado-Frias, Jose G.
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [4] A Medium-Grain Reconfigurable Processing Unit
    Van Dyken, Jason
    Delgado-Frias, Jose G.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 729 - 732
  • [5] Registration of 'Titan' Southern Medium-Grain Rice
    Sha, X.
    Moldenhauer, K. A. K.
    Gibbons, J. W.
    Hardke, J. T.
    Bulloch, J. M.
    Beaty, B. A.
    Norman, R. J.
    Wilson, C. E., Jr.
    Wamishe, Y.
    Siebenmorgan, T. J.
    Berger, G. L.
    Wisdom, D. K. A.
    JOURNAL OF PLANT REGISTRATIONS, 2018, 12 (01) : 48 - 51
  • [6] A Superscalar Processor for a Medium-Grain Reconfigurable Hardware
    Van Dyken, Jason
    Delgado-Frias, Jose G.
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 426 - 429
  • [7] Medium-grain cells for reconfigurable DSP hardware
    Myjak, Mitchell J.
    Delgado-Frias, Jose G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1255 - 1265
  • [8] GENERATING EFFICIENT CODE FROM DATA-FLOW PROGRAMS
    HALBWACHS, N
    RAYMOND, P
    RATEL, C
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 528 : 207 - 218
  • [9] DATA-FLOW GRAPH OPTIMIZATION FOR DATA-FLOW ARCHITECTURES - A DATA-FLOW OPTIMIZING COMPILER
    KYO, S
    OKAZAKI, S
    MIZOGUCHI, M
    NEC RESEARCH & DEVELOPMENT, 1994, 35 (01): : 96 - 107
  • [10] PARBOILING CHARACTERISTICS OF CALIFORNIA MEDIUM-GRAIN RICE
    MECHAM, DK
    KESTER, EB
    PENCE, JW
    FOOD TECHNOLOGY, 1961, 15 (11) : 475 - &