MULTISTAGE SHUFFLE NETWORKS WITH SHORTEST-PATH AND DEFLECTION ROUTING FOR HIGH-PERFORMANCE ATM SWITCHING - THE OPEN-LOOP SHUFFLEOUT

被引:21
|
作者
BASSI, S
DECINA, M
GIACOMAZZI, P
PATTAVINA, A
机构
[1] POLITECN MILAN,DEPT ELECTR & INFORMAT,I-20133 MILAN,ITALY
[2] UNIV ROMA LA SAPIENZA,DEPT INFOCOM,I-00185 ROME,ITALY
关键词
D O I
10.1109/26.328957
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new class of switching architectures for broadband packet networks, called Shuffleout, is described and analyzed in this paper. Shuffleout is basically an output-queued architecture with a multistage interconnection network built out of unbuffered b X 2b switching elements. Its structure is such that the number of cells that can be concurrently switched from the inlets to each output queue equals the number of stages in the interconnection network. The switching element operates the cell self-routing adopting a shortest path algorithm which, in case of conflict for interstage links, is coupled with deflection routing. This paper presents the basic Shuffleout architecture, called Open-Loop Shuffleout, in which the cells that cross the whole interconnection network without entering the addressed output queues are lost. A different version of this architecture, called Closed-Loop Shuffleout, in which cells are allowed to cross the interconnection network several times before entering the appropriate output queue, is described in a companion paper [1]. The key target of the proposed architecture is coupling the implementation feasibility of a self-routing switch with the desirable traffic performance typical of output queueing.
引用
收藏
页码:2881 / 2889
页数:9
相关论文
共 15 条
  • [2] MULTISTAGE SHUFFLE NETWORKS WITH SHORTEST-PATH AND DEFLECTION ROUTING FOR HIGH-PERFORMANCE ATM SWITCHING - THE CLOSED-LOOP SHUFFLEOUT
    DECINA, M
    GIACOMAZZI, P
    PATTAVINA, A
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (11) : 3034 - 3044
  • [3] Communication performance of shuffle-exchange networks with shortest-path routing
    Broadwater, A
    Jayadev, BD
    Efe, K
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1259 - 1267
  • [4] Efficient topologies for ATM switching fabrics with shortest path and deflection routing
    Beraldi, R
    Giacomazzi, P
    Melen, R
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1998, 13 (05): : 271 - 281
  • [5] A loop-free shortest-path routing algorithm for dynamic networks
    D'Angelo, Gianlorenzo
    D'Emidio, Mattia
    Frigioni, Daniele
    THEORETICAL COMPUTER SCIENCE, 2014, 516 : 1 - 19
  • [6] High-performance open-loop pumps from Denison
    不详
    DIESEL PROGRESS NORTH AMERICAN EDITION, 1998, 64 (04): : 85 - 85
  • [7] Multistage Switches are not Crossbars: Effects of Static Routing in High-Performance Networks
    Hoefler, Torsten
    Schneider, Timo
    Lumsdaine, Andrew
    2008 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, 2008, : 116 - 125
  • [8] Performance analysis under dynamic loading of wavelength continuous and non-continuous WDM networks with shortest-path routing
    Shen, GX
    Bose, SK
    Cheng, TH
    Lu, C
    Chai, TY
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2001, 14 (04) : 407 - 418
  • [9] High-Performance Routing With Multipathing and Path Diversity in Ethernet and HPC Networks
    Besta, Maciej
    Domke, Jens
    Schneider, Marcel
    Konieczny, Marek
    Di Girolamo, Salvatore
    Schneider, Timo
    Singla, Ankit
    Hoefler, Torsten
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (04) : 943 - 959
  • [10] An Improved High-performance Open-loop V/f Control Method for Induction Machines
    Zhang, Zhe
    Liu, Yiqi
    Bazzi, Ali M.
    2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 615 - 619