FULLY ECL-COMPATIBLE GAAS STANDARD-CELL LIBRARY

被引：1
|
作者：
SCHOU, G
CHEREL, J
PEREA, EH
DANCKAERT, JY
DEAN, T
CHAPLARD, J
机构：
[1] Thomson Semiconducter, Orsay, Fr, Thomson Semiconducter, Orsay, Fr
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1988年 / 23卷 / 03期
关键词：
LOGIC CIRCUITS; EMITTER COUPLED - SEMICONDUCTING GALLIUM ARSENIDE;
D O I：
10.1109/4.305
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A standard cell library for MSI circuits is described. It is based on buffered FET logic (BFL) with 1- mu m gate-length MESFET transistors. It contains gates, buffers, master-slave flip-flops, and ECL interfaces and it has been optimized to operate over the military temperature range. It is fully compatible with ECL circuits (signal level and power supply). Typical propagation delay is 80 ps for an inverter (FI equals FO equals 1) and power dissipation is 5 mW per BFL cell. A realistic printed circuit board for test and demonstration is proposed.
引用
收藏
页码：676 / 680
页数：5
相关论文
共 50 条
  • [21] Gigabit-per-second, ECL-compatible I/O interface in 0.35-μm CMOS
    Dept. of Elec. and Comp. Engineering, University of Toronto, Toronto, Ont. M5S 3G4, Canada
    不详
    不详
    IEEE J Solid State Circuits, 8 (1074-1083):
  • [22] STANDARD-CELL LIBRARIES EXPAND
    WINARD, H
    ELECTRONIC DESIGN, 1986, 34 (21) : 179 - 184
  • [23] Secure Implementation of TEL-compatible Flip-Flops using a Standard-Cell Approach
    Bellizia, Davide
    Scotti, Giuseppe
    Trifiletti, Alessandro
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [24] Datapath Synthesis for Standard-Cell Design
    Zimmermann, Reto
    ARITH: 2009 19TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARITHMETIC, 2009, : 207 - 211
  • [25] Designing carry look-ahead adders with an adiabatic logic standard-cell library
    Blotti, Antonio
    Castellucci, Maurizio
    Saletti, Roberto
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2002, 2451 : 118 - 127
  • [26] An 800-MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 mu m CMOS
    Tan, LK
    Roth, EW
    Yee, GE
    Samueli, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) : 1463 - 1473
  • [27] The standard-cell comparator, a specialized potentiometer
    Brooks, HB
    BUREAU OF STANDARDS JOURNAL OF RESEARCH, 1933, 11 (1/3): : 211 - 231
  • [28] AUTOMATIC STANDARD-CELL MEASUREMENT AT LCIE
    SOUCEK, R
    ONDE ELECTRIQUE, 1988, 68 (04): : 50 - 53
  • [29] Placement watermarking of standard-cell designs
    Irby, DL
    Newbould, RD
    Carothers, JD
    Rodriguez, JJ
    Holman, WT
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 116 - 120
  • [30] STANDARD-CELL LIBRARIES GROW IN COMPLEXITY
    KATES, G
    COMPUTER DESIGN, 1987, 26 (01): : 30 - 33
12345