Design and Modelling of 6T FinFET SRAM in 18nm

被引：0
|
作者：
Vijayalakshmi, V. [1 ]
Naik, B. Mohan Kumar [1 ]
机构：
[1] VTU, New Horizon Coll Engn, Dept ECE, Bangalore, Karnataka, India
来源：
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018) | 2018年
关键词：
SRAM; FinFET; Average Power;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In this work FinFET based of 6T SRAM were designed and characterized these cells in terms of temperature and average power. This SRAMs were designed & stimulated in Cadence using 18nm FinFET technology.
引用
收藏
页码：208 / 211
页数：4
相关论文
共 50 条
  • [41] A 14nm FinFET 128Mb 6T SRAM with VMIN-Enhancement Techniques for Low-Power Applications
    Song, Taejoong
    Rim, Woojin
    Jung, Jonghoon
    Yang, Giyong
    Park, Jaeho
    Park, Sunghyun
    Baek, Kang-Hyun
    Baek, Sanghoon
    Oh, Sang-Kyu
    Jung, Jinsuk
    Kim, Sungbong
    Kim, Gyuhong
    Kim, Jintae
    Lee, Youngkeun
    Kim, Kee Sup
    Sim, Sang-Pil
    Yoon, Jong Shik
    Choi, Kyu-Myung
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 232 - +
  • [42] An Efficient Timing Analysis Model for 6T FinFET SRAM using Current-Based Method
    Cui, Tiansong
    Li, Ji
    Shafaei, Alireza
    Nazarian, Shahin
    Pedram, Massoud
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 263 - 268
  • [43] Evaluation of Read-and Write-Assist Circuits for GeOI FinFET 6T SRAM Cells
    Hu, Vita Pi-Ho
    Fan, Ming-Long
    Su, Pin
    Chuang, Ching-Te
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1122 - 1125
  • [44] HIGH PERFORMANCE SR LATCH IN VLSI CIRCUITS USING FINFET 18NM TECHNOLOGY
    Alluri, Sudhakar
    JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES, 2019, 14 (06): : 329 - 346
  • [45] Comparative Study on 45nm, 90nm and 180nm 6T SRAM Technologies
    Kumar, Nithin N. R.
    Bhattacharya, Sabitabratta
    Narasimhan, S. Lakshmi
    Naik, Amogh R.
    Hari, Rohanth M.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 271 - 275
  • [46] Simulation and stability analysis of 6T and 9T SRAM cell in 45 nm era
    Akashe, Shyam
    Tiwari, Nitesh Kumar
    Sharma, Rajeev
    2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012), 2012,
  • [47] Design of 8T SRAM using 14nm FINFET Technology
    Vemula, Panduranga
    Dhar, Rudra Sankar
    PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (10): : 40 - 43
  • [48] Independently-Controlled-Gate FinFET 6T SRAM Cell Design for Leakage Current Reduction and Enhanced Read Access Speed
    Ma, Kaisheng
    Liu, Huichu
    Xiao, Yang
    Zheng, Yang
    Li, Xueqing
    Gupta, Sumeet Kumar
    Xie, Yuan
    Narayanan, Vijaykrishnan
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 297 - 302
  • [49] 16 nm FinFET High-k/Metal-gate 256-kbit 6T SRAM macros with Wordline Overdriven Assist
    Yabuuchi, Makoto
    Morimoto, Masao
    Tsukamoto, Yasumasa
    Tanaka, Shinji
    Tanaka, Koji
    Tanaka, Miki
    Nii, Koji
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [50] High SNM 32nm CNFET based 6T SRAM Cell design considering transistor ratio
    Dhilleswararao, Pudi
    Mahapatra, Rajat
    Srinivas, P. S. T. N.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
12345