Design and Modelling of 6T FinFET SRAM in 18nm

被引：0

作者：

Vijayalakshmi, V. ^{[1
]}

Naik, B. Mohan Kumar ^{[1
]}

机构：

[1] VTU, New Horizon Coll Engn, Dept ECE, Bangalore, Karnataka, India

来源：

PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018) | 2018年

关键词：

SRAM; FinFET; Average Power;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this work FinFET based of 6T SRAM were designed and characterized these cells in terms of temperature and average power. This SRAMs were designed & stimulated in Cadence using 18nm FinFET technology.

引用

页码：208 / 211

页数：4

共 50 条

[21] Robust 6T Si tunneling transistor SRAM design
Yang, Xuebei
Mohanram, Kartik
2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 740 - 745
[22] FinFET-based 6T SRAM cell design: analysis of performance metric, process variation and temperature effect
Kushwah, Ravindra Singh
Akashe, Shyam
INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2015, 8 (06) : 402 - 408
[23] The Design and Characterization of a Half-Volt 32 nm Dual-Read 6T SRAM
Kuang, Jente B.
Schaub, Jeremy D.
Gebara, Fadi H.
Wendel, Dieter
Froehnel, Thomas
Saroop, Sudesh
Nassif, Sani
Nowka, Kevin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (09) : 2010 - 2016
[24] Design and Analysis of a Noise Induced 6T SRAM Cell
Rizvi, Isma
Nidhi
Mishra, Rajesh
Hashmi, M. S.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4209 - 4213
[25] Optimization of Leakage Parameters of FinFET Based 6T SRAM Cell Using LECTOR Technique
Mishra, Vishwas
Akashe, Shyam
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (04): : 349 - 357
[26] Reliable and low power Negative Capacitance Junctionless FinFET based 6T SRAM cell
Kaushal, Shelja
Rana, Ashwani K.
INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 313 - 319
[27] Junctionless 6T SRAM cell
Kranti, A.
Lee, C. -W.
Ferain, I.
Yan, R.
Akhavan, N.
Razavi, P.
Yu, R.
Armstrong, G. A.
Colinge, J. -P.
ELECTRONICS LETTERS, 2010, 46 (22) : 1491 - 1492
[28] Impacts of Random Telegraph Noise on FinFET Devices, 6T SRAM cell, and Logic Circuits
Fan, Ming-Long
Hu, Vita Pi-Ho
Chen, Yin-Nien
Su, Pin
Chuang, Ching-Te
2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
[29] In 12nm FinFET Technology, performance analysis of low power 6T SRAM layout designs with two different topologies
Barua, Sajib
Irin, Umme Hani
Azmir, Md Minhajul
Bappy, Md Maruf Abir
Alam, Shayadul
2022 IEEE MICROELECTRONICS DESIGN & TEST SYMPOSIUM (MDTS), 2022,
[30] Characterization of various FinFET based 6T SRAM cell configurations in light of radiation effect
Mitesh Limachia
Nikhil Kothari
Sādhanā, 2020, 45

← 1 2 3 4 5 →