Analog test bus infrastructure for RF/AMS modules in core-based design

被引:6
|
作者
Zivkovic, Vladimir A. [1 ]
van der Heyden, Frank [1 ]
Gronthoud, Guido [1 ]
de Jong, Frans [1 ]
机构
[1] NXP Semicond, Eindhoven, Netherlands
关键词
D O I
10.1109/ETS.2008.18
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article describes an analog test bits infrastructure as a straightforward approach to grant the accessibility to embedded RF or Analog modules in core-based design. This DfT method increases the testability and provides debug/diagnosis facilities. The standardized analog test bits architecture is suited for an automated test development flow. In addition, the entire infrastructure is to a large extent reusable, through its design independence. This industrially innovative and practical approach has been applied to several products within our company, and two RF chips are chosen to illustrate its benefits.
引用
收藏
页码:27 / 32
页数:6
相关论文
共 50 条
  • [41] Searching for Global Test Costs Optimization in Core-Based Systems
    Érika Cota
    Luigi Carro
    Marcelo Lubaszewski
    Alex Orailoğlu
    Journal of Electronic Testing, 2004, 20 : 357 - 373
  • [42] Test time minimization for hybrid BIST of core-based systems
    Jervan, Gert
    Eles, Petru
    Peng, Zebo
    Ubar, Raimund
    Jenihhin, Maksim
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (06) : 907 - 912
  • [43] Reusing an on-chip network for the test of core-based systems
    Cota, É
    Carro, L
    Lubaszewski, M
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (04) : 471 - 499
  • [44] Using partial isolation rings to test core-based designs
    Univ of Texas, United States
    IEEE Des Test Comput, 4 (52-59):
  • [45] Test Time Minimization for Hybrid BIST of Core-Based Systems
    Gert Jervan
    Petru Eles
    Zebo Peng
    Raimund Ubar
    Maksim Jenihhin
    Journal of Computer Science and Technology, 2006, 21 : 907 - 912
  • [46] Core-based SoC test scheduling using evolutionary algorithm
    Xia, Y
    Chrzanowska-Jeske, M
    Wang, B
    CEC: 2003 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-4, PROCEEDINGS, 2003, : 1716 - 1723
  • [47] Addressing useless test data in core-based system-on-a-chip test
    Gonciari, PT
    Al-Hashimi, B
    Nicolici, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1568 - 1580
  • [48] Searching for global test costs optimization in core-based systems
    Cota, É
    Carro, L
    Lubaszewski, M
    Orailoglu, A
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (04): : 357 - 373
  • [49] Test time minimization for hybrid BIST of core-based systems
    Jervan, G
    Eles, P
    Peng, Z
    Ubar, R
    Jenihhin, M
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 318 - 323
  • [50] Using partial isolation rings to test core-based designs
    Touba, NA
    Pouya, B
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (04): : 52 - 59