CNNET: A Configurable Hardware Accelerator for Efficient Inference of 8-bit Fixed-Point CNNs

被引:0
|
作者
Agbalessi, Christie [1 ]
Indovina, Mark A. [1 ]
机构
[1] Rochester Inst Technol, Dept Elect & Microelect Engn, Rochester, NY 14623 USA
关键词
Convolutional neural network; hardware accelerator; fixed-point networks; Verilog;
D O I
10.1109/SOCC58585.2023.10257082
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Fast, reliable, efficient, and low-cost hardware is essential for the development of autonomous vehicles. To enable safe decision making, artificial intelligence tasks are run to decode a car's environment, including visual and auditive obstacles. Convolutional Neural Networks (CNNs) are the preferred choice due to their scalability and performance. This study focuses on designing a configurable CNN hardware accelerator in Verilog for 8-bit fixed-point networks. The accelerator, CNNET, is intended to improve an existing accelerator, IANET, by increasing the throughput while reducing power consumption and area utilization. IANET is a combination of two accelerators for a fixed data path, while the enhanced accelerator can be scaled to multiple CNN architectures. CNNET accelerator has been verified with a SystemVerilog testbench and Python model, and tested with audio and image CNNs specific to autonomous driving. Compared to IANET, CNNET demonstrates significant enhancements in computational speed, power consumption, area utilization, and memory footprint. It can process 30 images and one audio frame per second at 243 MHz.
引用
收藏
页码:196 / 201
页数:6
相关论文
共 34 条
  • [21] A Modular Approximation Methodology for Efficient Fixed-Point Hardware Implementation of the Sigmoid Function
    Pan, Zhe
    Gu, Zonghua
    Jiang, Xiaohong
    Zhu, Guoquan
    Ma, De
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (10) : 10694 - 10703
  • [22] Efficient Dynamic Fixed-Point Quantization of CNN Inference Accelerators for Edge Devices
    Wu, Yueh-Chi
    Huang, Chih-Tsun
    2019 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2019,
  • [23] Fast 16-bit fixed-point 8x8 IDCT approximations
    Liu, Lijie
    Tran, Trac D.
    Topiwala, Pankaj
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 989 - +
  • [24] Hardware Efficient Fixed-Point VLSI Architecture for 2D Kurtotic FastICA
    Acharyya, Amit
    Maharatna, Koushik
    Sun, Jinhong
    Al-Hashimi, Bashir M.
    Gunn, Steve R.
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 165 - 168
  • [25] Training Deep Neural Networks in 8-bit Fixed Point with Dynamic Shared Exponent Management
    Yamaguchi, Hisakatsu
    Ito, Makiko
    Yoda, Katsu
    Ike, Atsushi
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1536 - 1541
  • [26] Designing Hardware-Efficient Fixed-Point FIR Filters in an Expanding Subexpression Space
    Yao, Chia-Yu
    Hsia, Wei-Chun
    Ho, Yung-Hsiang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (01) : 202 - 212
  • [27] Laius: an energy-efficient FPGA CNN accelerator with the support of a fixed-point training framework
    Nie, Zikai
    Li, Zhisheng
    Wang, Lei
    Guo, Shasha
    Deng, Yu
    Deng, Rangyu
    Dou, Qiang
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2020, 21 (03) : 418 - 428
  • [28] Efficient fixed-point approximations of the 8x8 inverse discrete cosine transform
    Reznik, Yuriy A.
    Hinds, Arianne T.
    Zhang, Cixun
    Yu, Lu
    Ni, Zhibo
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XXX, PTS 1 AND 2, 2007, 6696
  • [29] Leveraging the VTA-TVM Hardware-Software Stack for FPGA Acceleration of 8-bit ResNet-18 Inference
    Moreau, Thierry
    Chen, Tianqi
    Ceze, Luis
    1ST ACM REQUEST WORKSHOP/TOURNAMENT ON REPRODUCIBLE SOFTWARE/HARDWARE CO-DESIGN OF PARETO-EFFICIENT DEEP LEARNING, 2018,
  • [30] Memory and computationally efficient psychoacoustic model for MPEG AAC on 16-bit fixed-point processors
    Huang, SW
    Chen, LG
    Tsai, TH
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3155 - 3158