Automatic synthesis of asynchronous circuits from high-level specifications

被引：0
|
作者：
机构：
[1] Meng, Teresa H.-Y.
[2] Brodersen, Robert W.
[3] Messerschmitt, David G.
来源：
Meng, Teresa H.-Y. | 1600年 / 08期
关键词：
Asynchronous Circuits - Interconnected Circuits - Signal Transition Graphs;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] IMPLEMENTING HIGH-LEVEL IDENTIFICATION SPECIFICATIONS
    POETZSCHHEFFTER, A
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 641 : 59 - 65
  • [42] Preventing Glitches and Short Circuits in High-Level Self-Timed Chip Specifications
    Longfield, Stephen
    Nkounkou, Brittany
    Manohar, Rajit
    Tate, Ross
    ACM SIGPLAN NOTICES, 2015, 50 (06) : 270 - 279
  • [43] Automatic Implementation of Arithmetic Functions in High-Level Synthesis
    Ge, Liangwei
    Chen, Song
    Yoshimura, Takeshi
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2341 - 2344
  • [44] Verifiable Control of Robotic Swarm from High-level Specifications
    Chen, Ji
    Moarref, Salar
    Kress-Gazit, Hadas
    PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON AUTONOMOUS AGENTS AND MULTIAGENT SYSTEMS (AAMAS' 18), 2018, : 568 - 576
  • [45] Automatic cache partitioning method for high-level synthesis
    Jones, Bryant
    Hanna, Darrin M.
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 67 : 71 - 81
  • [46] Exploiting the use of VHDL specifications in the AGENDA high-level synthesis environment
    Economakos, G
    Papakonstantinou, G
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 91 - 98
  • [47] High-Level Synthesis of Parallel Specifications Coupling Static and Dynamic Controllers
    Castellana, Vito Giovanni
    Tumeo, Antonino
    Ferrandi, Fabrizio
    2021 IEEE 35TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2021, : 192 - 202
  • [48] CERTIFY: AutomatiC MEasuRing The QualIty oF High-Level SYnthesis
    Rashid, Md Imtiaz
    Torabi, Amir H.
    Schaefer, Benjamin Carrion
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [49] Automatic verification of scheduling results in high-level synthesis
    Eveking, H
    Hinrichsen, H
    Ritter, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 59 - 64
  • [50] Automated generation of marshaling code from high-level specifications
    Weigert, T
    Dietz, P
    SDL 2003: SYSTEM DESIGN, PROCEEDINGS, 2003, 2708 : 374 - 386
12345