共 50 条
- [31] Efficient exact and heuristic minimization of hazard-free logic INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 152 - 159
- [32] Synthesis of asynchronous circuits from signal transition graph specifications IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (03): : 326 - 335
- [33] HAZARD CORRECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (02): : 265 - &
- [34] Hazard location and elimination in asynchronous circuits ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 347 - 350
- [36] On the existence of hazard-free multi-level logic NINTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2003, : 109 - 120
- [38] SYNTHESIS OF DELAY-FREE ASYNCHRONOUS SEQUENTIAL CIRCUITS NUOVO CIMENTO, 1965, 3 (04): : 1240 - +
- [39] Signal transition graph based logic synthesis for asynchronous control circuits using template based method TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 314 - 317